IP and Application Development and Customization Service

IP Development
SoftJin puts a lot of stress in the quality of the IPs and provide a rich portfolio of deliverables to its IP customer. Typical SoftJin's deliverable to an IP customers include, but not limited to:
  • IP in C/C++, RTL (Verilog/ VHDL/ SystemC) Code
  • Test-benches including synthesizable test benches
  • Design Constraints File (e.g. SDC), simulation and synthesis scripts
  • Datasheet/ user documentation
  • Verification plan, results, functional/ code coverage reports
  • Emulation of FPGA platform

SoftJin's IP Development Methodology
Back to top

IP Customization
Customization of the IP according to the architecture of a particular platform is the key enabler to increase the IP performance on that particular platform. Especially performance of the computational intensive IPs can be increased dramatically by customization. SoftJin offers customization of IPs on different programmable platforms like FPGA, multi-core processors etc. IP customization benefits include
  • Better speed of operation
  • More effective utilization of the resources on the underlying platform such as LUT, BRAM blocks and MUX (for FPGA platform)
  • Less power consumption
Some of the customization steps involved during IP customization include
  • Usage of hard macros like multiplier, DSP slices according to the platform architecture at the time of RTL modification
  • Architecture specific PLL/ clock manager configuration in RTL logic
  • Tool-flow specific annotation on RTL code as well as on the configuration file
  • Tuning the parameters for synthesis, P&R etc. according to the tool flow and target application
The flow of IP customization service is represented in the illustration on the right.

Back to top
 
IP Verification/ Qualification Service
SoftJin also help customer to verify/ qualify IPs procured from third party vendor. The services includes
    IP Qualification
    • IP documentation
    • IP Integration and ease of re-use assessment
    • Design and Verification Quality
    • Analysis of Verification results

    IP Verification
    Develop Test benches to verify the functional correctness of the IP. These are in addition to test benches provided by IP Vendor.
Back to top
IP Evaluation Service
Simulation Evaluation
    Behavioral Model: The behavioral (non-synthesizable) model enable IP integrator can plug-in the behavioral model into his/her design.
    Pre-Compilation Simulation Library: RTL code of the IP can be provided in form of pre-compiled simulation libraries (e.g. ModelSim) in binary format.
Synthesis Evaluation
To protect the IPs SoftJin can offer the following services
  • Mangling of the RTL code
  • Encryption of RTL code
To know more about SoftJin's IP roadmap please send an email to sales@softjin.com

Back to top
Designed by The Scribble